What Is Claimed Is:

• • •

- 1. A control unit having an oscillator for a processor ( $\mu$ C), the control unit being configured so that the control unit stores a temporary absence of oscillation of the oscillator in a first error memory (15), if oscillation begins again after the absence.
- The control unit as recited in Claim 1, wherein the control unit has a logic module (PIC, 10, 12, 13) which, when oscillation is absent, sets a second error memory (14) to a predefined state, the logic module storing the absence in the first error memory (15) as a function of the state of the second error memory (14) and the resuming of oscillation.
- 3. The control unit as recited in Claim 2, wherein a timer module (10) is assigned to the logic module in such a way that after a predefined time after the supply voltage is turned on, the second error memory (14) is set to the state if the oscillation is then still absent.
- 4. The control unit as recited in Claim 2 or 3, wherein the control unit is configured in such a way that the control unit resets the second memory (14) after oscillation has begun again.
- 5. The control unit as recited in one of the preceding claims, wherein the logic module continues to generate a signal that identifies the absence of oscillation until the second error memory is reset.